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Abstract—This paper describes the concept of the 
dynamic duty-cycle limiter of the boost dc-dc converter. 
Duty-cycle limitation in boost converters is usually used to 
protect the bottom switch against an excessive current, and 
also to avoid instability occurring at high duty-cycle 
operations. Compared to fixed limitation, dynamic limiter 
enables to detect and maintain maximal possible output 
voltage VMAX, when desired output voltage cannot be 
provided e.g. due to excessive load current or increased 
resistance of the switches. This feature allows to extend the 
operation range of the converter and powered device. 
Developed method applies to low power converters, and it 
is based on the power balance condition detection circuit. 
This detection is realized via simple and low consumption 
voltage sensing. Paper presents description of the method, 
circuit implementation and shows simulated results 
obtained with integrated 0.13μm CMOS boost dc-dc 
converter. 
 
I.  INTRODUCTION  
Boost converter is a non-isolated power converter that 
may be used when a higher output voltage than the one 
provided by the input source is required. It contains two 
power switches, one inductor and an output capacitor. 
For an ideal converter (RCOIL, RLOW, and RHIGH = 0), the 
output voltage can be determined by the volt-second 
balance as a function of the input voltage VIN and duty-
cycle D [1]: 
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The inductor (or input) current can be obtained as 
function of the load and duty-cycle: 
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For ideal boost converter, a zero duty-cycle D provides 
VOUT = VIN, whereas for D → 1 results in infinite output 
voltage VOUT, and also infinite inductor current ICOIL. 
Compared to ideal VOUT (1), real converter produces 
lower output voltage for the same duty-cycle. This 
limitation can be demonstrated by the circuit of real 
boost converter Fig. 1 a). This converter contains 
inductor and switches parasitic resistances RCOIL, RBOT 
and RHIGH. At high output current, these resistances are 
responsible for dominant power loss of the converter [1].   
Steady-state output voltage VOUT of real boost converter 
can be obtained by the help of averaged model shown in 
Fig. 1 b). Here, technique of linearization [2], [4] 
employing controlled sources was used. DC analysis of 
this model allows to obtain the output voltage as:  
 
Fig. 1. a) boost dc-dc converter with dominant resistive parasitic 
elements [1], b) linearized model [2], [4]. 
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The reduction of the output voltage is demonstrated for  
various load resistances RLOAD in Fig. 2. VOUT/VIN 
conversion characteristics with RLOAD < ∞ contains three 
significant areas:  
1) D < DCRIT: normal operations with positive gain, 
where characteristic is close to ideal Eq.(1), 
2) D = DCRIT: providing maximum output voltage 
VMAX, 
3) D > DCRIT: negative gain area, where the output 
voltage decrease with increasing duty-cycle.  
In normal mode of the feedback regulation, the control 
loop maintains the desired output voltage, and converter 
operates below the critical duty-cycle DCRIT.  However, 
due to e.g. high load current, insufficient input power, or 
increase of the converter switches resistance (due to the 
temperature increase, or by the drop of the MOSFET 
switch gate-source voltage), VOUT can decrease below 
desired value (1), and the feedback loop saturates. In an 
extreme scenario, controller increases the duty-cycle D 
above DCRIT and the conversion gain VOUT/VIN becomes 
negative. Beyond the loop instability, high duty-cycle 
operation leads to excessive inductor current (2) and 
potential damage of the bottom switch.  
 Fig. 2. VOUT/VIN DC voltage transfer function plotted of the real boost 
converter plotted by use Eq.(3). 
The value of critical duty cycle DCRIT can be obtained by 
setting the 1st derivative d(VOUT)/dD = 0 as: 
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and is independent on RHIGH (RHIGH can be seen as a part 
of the load).  
In order to avoid the gain polarity inversion and also the 
excessive inductor current ICOIL, duty-cycle is usually 
clamped to a fixed value DMAX [1], [3]. This maximal 
duty-cycle is designed in a way to always maintain 
positive conversion gain, e.g. DMAX < 0.67 in Fig. 2. 
However, in normal regulation mode (where duty-cycle 
limitation is not required), fixed value DMAX can reduce 
the output voltage range. As example, DMAX = 0.67 from 
Fig. 2 clamps the maximal output voltage to 2.4V when 
RLOAD = 40Ω. By setting DMAX = 0.83, the converter can 
provide VOUT = 3V for RLOAD = 40Ω, or even VOUT = 
5.2V at RLOAD = ∞.  
In this paper, concept of the dynamic duty-cycle 
limitation is described. Presented circuit allows to 
automatically determine the optimal duty-cycle DCRIT for 
wide range of load, switch and inductor resistances. The 
dynamic limitation is based on the power balance 
concept presented in section II. Implementation of the 
critical duty-cycle detection circuit is described in 
section III, whereas feedback loop circuit allowing 
dynamic (real-time) limitation is described in section IV. 
This section also present results obtained by the post-
layout simulations of the integrated CMOS converter.  
II. POWER BALANCE METHOD 
In linear circuits, maximal power that can be transferred 
from a voltage source V0 with output resistance ROUT is 
obtained, when ROUT is matched to the load resistance, 
i.e. ROUT = RLOAD. In this case, PLOSS dissipated on the 
source resistance is equal to the power PLOAD delivered 
to the load: 
                                   LOSS LOADP P   (5) 
The output resistance ROUT of the boost converter can be 
obtained by DC analysis of the linear model Fig. 1 b) 
described in [4]: 
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where the output resistance increase with duty-cycle 
ratio. The ROUT allows us to rewrite the output voltage 
(3) as VOUT = V0 − ROUTILOAD. Here, V0 corresponds to 
ideal output voltage (1).  
As already mentioned, the maximal power transfer 
theorem (5) applies for linear circuits only. This 
signifies, that ROUT (but not RLOAD) should be constant, 
independent on the load current. However, inserting 
DCRIT into (6), result in ROUT(CRIT) being a function of 
RLOAD, and thus of the output current ILOAD: 
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 A condition of linearity of ROUT(CRIT) can be derived 
from equation ROUT(CRIT) = RL, resulting in:  
                            LOW HIGH SWR R R                (8) 
In other words, when RLOW  = RHIGH, ROUT(CRIT) is 
constant and equal to RL. This corresponds to the 
condition of the impedance matching required by (5).  
Fortunately, mismatch RLOW ≠ RHIGH has very low 
impact to the maximum power point. This low 
sensitivity can be demonstrated by the plot shown in 
Fig. 3. Here, relative and absolute errors of VOUT and D 
have been plotted in wide range as function of the ration 
RHIGH/RLOW. It results, that approximate using of  (5) can 
yield accurate optimum in a wide range of switch 
resistances. 
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Fig. 3. Impact of mismatch RLOW ≠ RHIGH. Values DCRIT and VMAX are 
obtained by using ideal DCRIT (4), whereas D’CRIT and V’MAX from use 
condition (5). 
It is interesting to mention, that for a converter operating 
at D = DCRIT (4), the inductor current has constant value 
ICOIL(CRIT), which is independent on the load resistance 
RLOAD: 
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By regulating ICOIL to ICOIL(CRIT) (e.g. via duty cycle or 
load resistance value), maximal output power operation  
can be obtained. However, this regulation would 
requires an accurate knowledge and high time stability 
of RCOIL, RSW and VIN.   
Next section presents an approach allowing to obtain the 
power balance condition (5) through simple and low 
consumption voltage sensing of the converter internal 
nodes. 
III. CRITICAL DUTY-CYCLE DETECTION  
 
In order to provide detection of the power balance 
condition (5), power dissipated in the converter and load 
resistances needs to be measured.  
As shown in the converter schematic in Fig. 1 a), the 
inductor current is commutated between the low and 
high side switch resistances RLOW and RHIGH during D 
and (1−D) fraction of the period TSW. Power dissipated 
in the converter structure can be then written as 
weighted contribution of RLOW and RHIGH: 
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The entire load current ILOAD is delivered through the 
high-side switch during (1−D) portion of the period TSW. 
Load power PLOAD from (5) can be then written as: 
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Comparing POUT to (10) as required by power balance 
(5)  results in: 
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Advantageously, squared values of ICOIL can be 
eliminated, which allows to obtain voltage equation: 
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In this equation, the right side represents the sum of 
average voltage drops on RCOIL, RLOW, and RHIGH, 
whereas left side corresponds to the output voltage VOUT 
scaled (PWM modulated) by (1−D).  
A. Measurement of the Average Voltages 
 
The boost converter with RC filter voltage sensing 
circuits is shown in Fig. 4. Here, measured average 
voltages indicated by the arrows correspond to terms 
mentioned in (13). 
Typically, inductor current in CCM (continuous 
conduction mode) converter delivering high output 
current contains a DC component with a small triangular 
ripple part. Consequently, DC voltage VCOIL_AVG can be 
obtained by filtering inductor terminal voltage. This 
approach is frequently used in current sensing circuits 
such as [6]. Voltage across RC-filter capacitor C1 is then 
VCOIL_AVG = ICOIL∙RCOIL. Similarly, switch voltages 
VRLOW_AVG and VRHIGH_AVG are obtained by RC low-pass 
filters. In particular, RLOW and RHIGH are conducting the 
current ICOIL during D and (1−D) portion of the period, 
respectively. It result that VRLOW_AVG and VRHIGH_AVG are 
weighted by D and (1−D) terms as intended by (13). 
Compared to this, term (1−D)VOUT is obtained by PWM 
modulation and filtering of the output voltage VOUT, but 
can also be generated from VIN (VIN =  (1 − D)VOUT ). 
 
Fig. 4. Sensing circuit of voltage terms form Eq.(13). 
In order to compare left and right side of (13), three 
floating voltages are to be measured and added. Ideally, 
this would require at least three differential high-input 
impedance amplifiers.  
B. Modified Power Balance Sensing Circuit 
 
In order to simplify the circuit implementation of the 
power balance detection, Eq.(13) has to be rearranged. 
In particular, RCOIL∙ICOIL can be split as: 
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Using this term in (13) reveals the power balance 
condition (5) to be:  
  
    
  
1 1
1
OUT COIL COIL COIL COIL
COIL BOT UP
D V I R D I R D
I R D R D
    
    (15) 
Here, terms with D and (1−D) can be collected: 
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This equation allows us to realize the detection of the 
power balance condition (5) by measuring the average 
voltages V(1−D)_AVG and VD_AVG, both referred to the 
ground. If V(1−D)_AVG = VD_AVG converter operates at the 
maximum possible output voltage, i.e. deliver maximal 
output power.  
Schematic realization of (16) is shown in Fig. 5. The 
operation of this circuit can be described as follows: 
inductor RC filter capacitor C1 is charged to DC voltage 
RCOIL∙ICOIL. During the low-side switch conduction phase 
D, current ICOIL creates voltage RLOW∙ICOIL on the low-
side switch resistance. Thanks to conducting bottom 
switch SWLOW, C1 positive terminal (1) is at voltage 
ICOIL(RBOT + RCOIL). During this conduction phase, node 
(1) is connected to RA by PWM modulator A. During  
 
Fig. 5. Modified power-balance sensing of voltages from Eq.(16). 
opposite conduction phase (1−D), RC filter input is 
connected to GND. This allows to obtain scaled DC 
voltage D∙ICOIL(RBOT + RCOIL) from right-side of  (16).  
Obtaining the left side of (16) is more difficult. Here, 
voltage ICOIL(RCOIL + RHIGH) should be subtracted from 
VOUT and weighted by (1−D) term. This subtraction is 
realized by an additional switched-capacitor “inverter” 
circuit shown in Fig. 5. Voltage ICOIL(RCOIL + RHIGH) is 
generated during (1−D) conduction phase by serial 
connection of C1, and voltage drop of the high-side 
switch voltage ICOIL∙RHIGH via SWHIGH. Switches (1−D) 
related to the inverter then allow to average and store 
this voltage in C2. During the complementary phase D, 
inverter subtracts this voltage from VOUT and stores the 
result in C3. Steady-state voltage of the node (2) is 
VOUT  − ICOIL(RCOIL + RHIGH). Consequently, weighting by 
the term (1−D) is provided by PWM modulator B, and 
allows us to obtain the left side of (16).   
Behavior of power balance sensing circuit from Fig. 5 is 
shown by the switched-mode simulation in Fig 6. Here, 
we notice that VD_AVG increases with increasing duty-
cycle, whereas V(1−D)_AVG decreases. 
 
Fig. 6. Switched-mode simulation of the circuit from Fig. 5. 
Crossing point VD_AVG = V(1−D)_AVG then corresponds to 
peak voltage VMAX (maximal output power), achievable 
by the converter for given operating point. Moreover, 
difference V(1−D)_AVG − VD_AVG allows to determine the 
gain of the critical duty-cycle limitation circuit, which is 
suitable for the synthesis of the feedback control transfer 
function of DCRIT.  
As given by (5), operations at D = DCRIT results in the 
power loss PLOSS dissipated by the converter being equal 
to the power delivered to the load. As already 
mentioned, this limits the use of the dynamic duty-cycle 
limiter to the low-power converters. 
IV.  DYNAMIC DUTY−CYCLE LIMITER  FEEDBACK LOOP 
 
While the boost converter operates below critical duty-
cycle DCRIT, feedback control loop (current or voltage 
mode) maintains the regulation of VOUT, and voltages 
V(1−D)_AVG > VD_AVG. By e.g. increasing IOUT, V(1−D)_AVG 
and VD_AVG approach (see Fig. 6). Exceeding the critical 
duty-cycle DCRIT results in V(1−D)_AVG < VD_AVG and in a 
decrease of VOUT below required (regulated) value. In 
this condition, the main feedback loop saturates. 
However, while V(1−D)_AVG < VD_AVG occurs, the dynamic 
duty-cycle limiter takes control over the main voltage  
 
Fig. 7. OTA feedback controller [7] of dynamic duty-cycle limiter 
and main feedback PID controller regulating the output voltage. 
regulation loop, and try to regulate V(1−D)_AVG = VD_AVG. 
This allows the converter to operate with DCRIT, and 
maintain VOUT at highest possible value VMAX. 
Circuit of dynamic duty-cycle limiter feedback loop is 
shown in Fig. 7. Here, we can see the main feedback 
loop PID controller (can be also be part of the current-
mode controller), and the dynamic duty-cycle limitation 
circuit connected to the detection circuit from Fig. 5. 
The dynamic limitation circuit interacts with the PID 
controller via programmable saturation block. In order to 
protect the high-impedance voltages V(1−D)_AVG and 
VD_AVG, the duty-cycle limitation controller is realized 
by an OTA with very high input impedance [7]. The 
voltage buffer creates a low-impedance output with 
small derivative response, which allows to improve the 
speed of the duty-cycle limitation feedback loop.  
The block of programmable saturation shown in Fig. 7 is 
placed inside main PID controller. This allows to 
prevent the integrator from accumulating an input error, 
when the main feedback loop is saturated (anti wind-up 
[8]). In fact, programmable saturation block is realized 
by powering the last (output) stage of the PID 
operational amplifier by VERROR_MAX. 
Operation of the dynamic duty-cycle limitation can be 
demonstrated by the load transient simulation shown in 
Fig. 8. Here, before applying a 6Ω load, converter 
operates in regulation, V(1−D)_AVG > VD_AVG, and 
VERROR_MAX is clamped to VOUT. By applying RLOAD = 
6Ω, output voltage starts dropping below desired value, 
V(1−D)_AVG  and VD_AVG approach, and PID output VERROR  
tries to compensate decreasing VOUT. Simultaneously, 
VERROR_MAX decreases with VOUT, until V(1−D)_AVG cross 
VD_AVG. At this time, VERROR_MAX falls below VOUT, and 
clamps the value of VERROR. Now, regulation of the 
converter output voltage is provided by the dynamic 
duty-cycle limiter at D = DCRIT, and V(1−D)_AVG = 
VD_AVG.  As we can see, the converter output voltage 
VOUT reaches highest possible value, and allows to 
deliver maximal output power (voltage) for given 
operating conditions. This is visualized in Fig. 8 by 
comparison with open-loop simulation of the converter 
with 6Ω load, and D linearly increasing from zero to 
one. 
 Fig. 8. Example of the post-layout simulation of the duty-cycle 
limitation circuit. Comparison with the open-loop duty cycle sweep 
allowing to verify the value of maximum output voltage VMAX. 
IV. INPUT SOURCE RESISTANCE POWER SENSING 
As given by the power balance condition (5), the power 
dissipated in converter must be equal to the power 
dissipated by the load. However, if the input source 
resistance RIN is not negligible, it must be included in 
the consideration (RIN and RCOIL are serially connected). 
In other word, power ܴூேܫ஼ைூ௅
ଶ  is to be added to PLOSS of 
(5). This situation is shown in Fig. 9. 
 
Fig. 9. Illustration of the power dissipated in the boost converter and 
input source resistance RIN. 
The difficulty of the input source resistance power 
sensing can occurs e.g. in the battery-powered 
converter, or converter powered by the photovoltaic 
cell (without MPTT – maximum power point tracking 
feature), where VIN(0) is not available. 
A solution to bypass the input power sensing problem 
is to emulate the input source voltage VIN(0), and refers 
the inductor RC filter resistance R1 to this voltage. This 
configuration is shown in Fig. 10.  Here, an estimation 
of the input voltage VIN(0) is provided. This estimation is 
based on the generation of estimated voltage VIN_EST. If 
the estimated VIN(0)_EST is accurate enough, RC filter 
R1C1 measure the average voltage on the serial 
connection of RIN and RCOIL.   
 Fig. 10. Principle of the VIN(0) voltage estimator applied to modified 
power-balance sensing circuit from Fig. 5.  
Generation of VIN(0)_EST is to be based on an particular 
knowledge of the employed power source, and also 
required accuracy of the output power optimization. For 
instance, VIN(0)_EST can be an open-ended battery 
voltage, open-ended voltage of an reference (small) 
photovoltaic panel, or it can be generated as function of 
environmental conditions (operation temperature, 
battery discharge, expected load current etc.). However, 
efficiency of this methodology has not been verified at 
the date of present paper publication. 
V. CONCLUSION 
The presented dynamic duty cycle limiter allows to 
maximize the output power of the boost dc-dc converter, 
when the main regulation loop is unable to provide 
desired output voltage. During this critical operation, 
maximization of the output power helps to guarantee the 
best possible biasing of the converter control circuits as 
well as the load. Consequently, this allows to avoid a 
premature circuit shoot-down, and improve optimal use 
of the input power source. Presented circuit was 
integrated in 0.13μm 5V CMOS process. Further work 
aims the characterization of the fabricated circuit, and 
focus on the optimization of the input source internal 
resistance power loss sensing. 
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